|
__STATIC_INLINE void | ll_ddvs_enable_set (uint8_t enable) |
| Enable the DDVS block. More...
|
|
__STATIC_INLINE uint8_t | ll_ddvs_enable_get (void) |
| DDVS block enable state get. More...
|
|
__STATIC_INLINE void | ll_ddvs_mode_set (uint8_t mode) |
| DDVS mode set 0b - DDVS automatic mode (default) 1b - DDVS manual mode Register|BitsName --------|-------- DDVS_CFG_1 | CONF_DDVS_MODE. More...
|
|
__STATIC_INLINE uint8_t | ll_ddvs_mode_get (void) |
| DDVS mode get 0b - DDVS automatic mode (default) 1b - DDVS manual mode Register|BitsName --------|-------- DDVS_CFG_1 | CONF_DDVS_MODE. More...
|
|
__STATIC_INLINE void | ll_ddvs_slow_threshold_set (uint16_t threshold) |
| DDVS Slow threshold(limit for ringo goes bigger) set This is the limitation of ringo being bigger than target_cnt Register|BitsName --------|-------- DDVS_CFG_1 | CONF_THRESHOLD_SLOW. More...
|
|
__STATIC_INLINE uint16_t | ll_ddvs_slow_threshold_get (void) |
| DDVS Slow threshold(limit for ringo goes bigger) get This is the limitation of ringo being bigger than target_cnt Register|BitsName --------|-------- DDVS_CFG_1 | CONF_THRESHOLD_SLOW. More...
|
|
__STATIC_INLINE void | ll_ddvs_target_cnt_set (uint16_t target_cnt) |
| DDVS Target count set. More...
|
|
__STATIC_INLINE uint16_t | ll_ddvs_target_cnt_get (void) |
| DDVS Target count get. More...
|
|
__STATIC_INLINE void | ll_ddvs_fast_threshold_set (uint16_t threshold) |
| DDVS Fast threshold set This is the limitation of ringo being smaller than target_cnt Register|BitsName --------|-------- DDVS_CFG_2 | CONF_THRESHOLD_FAST. More...
|
|
__STATIC_INLINE uint16_t | ll_ddvs_fast_threshold_get (void) |
| DDVS Fast threshold get This is the limitation of ringo being smaller than target_cnt Register|BitsName --------|-------- DDVS_CFG_2 | CONF_THRESHOLD_FAST. More...
|
|
__STATIC_INLINE void | ll_ddvs_err_int_enable (void) |
| DDVS Error interrupt enable. More...
|
|
__STATIC_INLINE void | ll_ddvs_err_int_disable (void) |
| DDVS Error interrupt disable. More...
|
|
__STATIC_INLINE void | ll_ddvs_err_int_clear (void) |
| DDVS Error interrupt clear From Spec, the ddvs mode shall set to manual mode before clear the interrupt When the error happens, it means the target_cnt shall be increased Register|BitsName --------|-------- DDVS_CFG_1 | ERR_INT. More...
|
|
__STATIC_INLINE void | ll_ddvs_manual_vref_set (uint8_t vref) |
| DDVS Manual vref set. More...
|
|
__STATIC_INLINE uint8_t | ll_ddvs_manual_vref_get (void) |
| DDVS Manual vref get. More...
|
|
__STATIC_INLINE void | ll_ddvs_ringo_en_set (uint8_t ringo_bits) |
| DDVS Ringo enable set 0000b - disable all 4 ringos (default) 0001b~1111b - enable corresponding ringos Register|BitsName --------|-------- DDVS_CFG_1 | CONF_RINGO_EN. More...
|
|
__STATIC_INLINE uint8_t | ll_ddvs_ringo_en_get (void) |
| DDVS Ringo enable get 0000b - disable all 4 ringos (default) 0001b~1111b - enable corresponding ringos Register|BitsName --------|-------- DDVS_CFG_1 | CONF_RINGO_EN. More...
|
|
__STATIC_INLINE void | ll_ddvs_div_factor_set (uint8_t factor) |
| DDVS Ringo frequency divide factor set 00b - 8K (default) 01b - 4K 10b - 16K 11b - Reserved Register|BitsName --------|-------- DDVS_CFG_1 | CONF_DIV_FACTOR. More...
|
|
__STATIC_INLINE uint8_t | ll_ddvs_div_factor_get (void) |
| DDVS Ringo frequency divide factor get 00b - 8K (default) 01b - 4K 10b - 16K 11b - Reserved Register|BitsName --------|-------- DDVS_CFG_1 | CONF_DIV_FACTOR. More...
|
|
__STATIC_INLINE uint16_t | ll_ddvs_ringo_0_cnt_get (void) |
| DDVS Ringo_0 count get Register|BitsName --------|-------- DDVS_RINGO_CNT_01 | RINGO_0_CNT. More...
|
|
__STATIC_INLINE uint16_t | ll_ddvs_ringo_1_cnt_get (void) |
| DDVS Ringo_1 count get Register|BitsName --------|-------- DDVS_RINGO_CNT_01 | RINGO_1_CNT. More...
|
|
__STATIC_INLINE uint16_t | ll_ddvs_ringo_2_cnt_get (void) |
| DDVS Ringo_2 count get Register|BitsName --------|-------- DDVS_RINGO_CNT_23 | RINGO_2_CNT. More...
|
|
__STATIC_INLINE uint16_t | ll_ddvs_ringo_3_cnt_get (void) |
| DDVS Ringo_3 count get Register|BitsName --------|-------- DDVS_RINGO_CNT_23 | RINGO_3_CNT. More...
|
|
__STATIC_INLINE uint8_t | ll_ddvs_fsm_state_get (void) |
| DDVS FSM state get Register|BitsName --------|-------- DDVS_FSM | STS_FSM_CURR. More...
|
|
__STATIC_INLINE void | ll_ddvs_clk_enable_set (uint8_t enable) |
| DDVS Clock enable set Register|BitsName --------|-------- DDVS_CLK_CTRL | DDVS_CLK_EN. More...
|
|
__STATIC_INLINE uint8_t | ll_ddvs_clk_enable_get (void) |
| DDVS Clock enable get Register|BitsName --------|-------- DDVS_CLK_CTRL | DDVS_CLK_EN. More...
|
|
__STATIC_INLINE void | ll_ddvs_clk_sel_set (uint8_t clk_sel) |
| DDVS Clock selection set 0: xo_32MHz(default), 1: xo_16MHz, 2: sys_32MHz, 3: sys_16MHz Register|BitsName --------|-------- DDVS_CLK_CTRL | CONF_RINGO_EN. More...
|
|
__STATIC_INLINE uint8_t | ll_ddvs_clk_sel_get (void) |
| DDVS Clock selection get 0: xo_32MHz(default), 1: xo_16MHz, 2: sys_32MHz, 3: sys_16MHz Register|BitsName --------|-------- DDVS_CLK_CTRL | CONF_RINGO_EN. More...
|
|