◆ IS_DMA_ALL_INSTANCE
#define IS_DMA_ALL_INSTANCE |
( |
|
__instance__ | ) |
|
Value:
Check if DMA channel instance is valid.
- Parameters
-
<strong>instance</strong> | DMA channel instance. |
- Return values
-
SET | (instance is valid) or RESET (instance is invalid) |
Definition at line 342 of file gr55xx_hal_dma.h.
◆ IS_DMA_ALL_REQUEST
#define IS_DMA_ALL_REQUEST |
( |
|
__REQUEST__ | ) |
|
Value:
Check if DMA request is valid.
- Parameters
-
<strong>REQUEST</strong> | DMA request. |
- Return values
-
SET | (REQUEST is valid) or RESET (REQUEST is invalid) |
Definition at line 355 of file gr55xx_hal_dma.h.
◆ IS_DMA_BUFFER_SIZE
#define IS_DMA_BUFFER_SIZE |
( |
|
__SIZE__ | ) |
(((__SIZE__) >= 0x1) && ((__SIZE__) < 0xFFF)) |
Check if DMA buffer size is valid.
- Parameters
-
<strong>SIZE</strong> | DMA buffer size. |
- Return values
-
SET | (SIZE is valid) or RESET (SIZE is invalid) |
Definition at line 389 of file gr55xx_hal_dma.h.
◆ IS_DMA_DESTINATION_DATA_SIZE
#define IS_DMA_DESTINATION_DATA_SIZE |
( |
|
__SIZE__ | ) |
|
Value:
Check if DMA destination data size is valid.
- Parameters
-
<strong>SIZE</strong> | DMA destination data size. |
- Return values
-
SET | (SIZE is valid) or RESET (SIZE is invalid) |
Definition at line 419 of file gr55xx_hal_dma.h.
◆ IS_DMA_DESTINATION_INC_STATE
#define IS_DMA_DESTINATION_INC_STATE |
( |
|
__STATE__ | ) |
|
Value:
Check if DMA destination address increment state is valid.
- Parameters
-
<strong>STATE</strong> | DMA destination address increment state. |
- Return values
-
SET | (STATE is valid) or RESET (STATE is invalid) |
Definition at line 403 of file gr55xx_hal_dma.h.
◆ IS_DMA_DIRECTION
#define IS_DMA_DIRECTION |
( |
|
__DIRECTION__ | ) |
|
Value:
Check if DMA direction is valid.
- Parameters
-
<strong>DIRECTION</strong> | DMA direction. |
- Return values
-
SET | (DIRECTION is valid) or RESET (DIRECTION is invalid) |
Definition at line 380 of file gr55xx_hal_dma.h.
◆ IS_DMA_MODE
#define IS_DMA_MODE |
( |
|
__MODE__ | ) |
|
Value:
Check if DMA mode is valid.
- Parameters
-
<strong>MODE</strong> | DMA mode. |
- Return values
-
SET | (MODE is valid) or RESET (MODE is invalid) |
Definition at line 427 of file gr55xx_hal_dma.h.
◆ IS_DMA_PRIORITY
#define IS_DMA_PRIORITY |
( |
|
__PRIORITY__ | ) |
|
Value:
Check if DMA priority is valid.
- Parameters
-
<strong>PRIORITY</strong> | DMA priority. |
- Return values
-
SET | (PRIORITY is valid) or RESET (PRIORITY is invalid) |
Definition at line 434 of file gr55xx_hal_dma.h.
◆ IS_DMA_SOURCE_DATA_SIZE
#define IS_DMA_SOURCE_DATA_SIZE |
( |
|
__SIZE__ | ) |
|
Value:
Check if DMA source data size is valid.
- Parameters
-
<strong>SIZE</strong> | DMA source data size. |
- Return values
-
SET | (SIZE is valid) or RESET (SIZE is invalid) |
Definition at line 411 of file gr55xx_hal_dma.h.
◆ IS_DMA_SOURCE_INC_STATE
#define IS_DMA_SOURCE_INC_STATE |
( |
|
__STATE__ | ) |
|
Value:
Check if DMA source address increment state is valid.
- Parameters
-
<strong>STATE</strong> | DMA source address increment state. |
- Return values
-
SET | (STATE is valid) or RESET (STATE is invalid) |
Definition at line 395 of file gr55xx_hal_dma.h.
#define DMA_PRIORITY_MEDIUM
Priority level : Medium
#define DMA_REQUEST_SNSADC
DMA SenseADC request
#define DMA_SDATAALIGN_HALFWORD
Source data alignment : HalfWord.
#define DMA_REQUEST_SPIM_TX
DMA SPIM transmit request
#define DMA_REQUEST_QSPI0_TX
DMA QSPI0 transmit request.
#define DMA_REQUEST_QSPI1_TX
DMA QSPI1 transmit request.
#define DMA_REQUEST_SPIM_RX
DMA SPIM receive request
#define DMA_REQUEST_I2C1_RX
DMA I2C1 receive request
#define DMA_REQUEST_I2C0_TX
DMA I2C0 transmit request
#define DMA_SRC_NO_CHANGE
Source no change mode.
#define DMA_PRIORITY_VERY_HIGH
Priority level : Very High.
#define DMA_REQUEST_MEM
DMA Memory request
#define DMA_SRC_DECREMENT
Source decrement mode.
#define DMA_DDATAALIGN_WORD
Destination data alignment : Word
#define DMA_REQUEST_QSPI0_RX
DMA QSPI0 receive request
#define DMA_REQUEST_I2S_M_TX
DMA I2S_M transmit request.
#define DMA_DDATAALIGN_BYTE
Destination data alignment : Byte
#define DMA_REQUEST_UART0_RX
DMA UART0 receive request
#define DMA_REQUEST_UART0_TX
DMA UART0 transmit request.
#define DMA_PERIPH_TO_PERIPH
Peripheral to Peripheral direction.
#define DMA_REQUEST_I2S_S_TX
DMA I2S_S transmit request.
#define DMA_REQUEST_I2C1_TX
DMA I2C1 transmit request
#define DMA_PRIORITY_HIGH
Priority level : High
#define DMA_REQUEST_SPIS_TX
DMA SPIS transmit request
#define DMA_SRC_INCREMENT
Source increment mode.
#define DMA_SDATAALIGN_BYTE
Source data alignment : Byte
#define DMA_DST_NO_CHANGE
Destination no change mode.
#define DMA_CIRCULAR
Circular Mode
#define DMA_REQUEST_SPIS_RX
DMA SPIS receive request
#define DMA_MEMORY_TO_MEMORY
Memory to memory direction
#define DMA_DST_DECREMENT
Destination decrement mode.
#define DMA_SDATAALIGN_WORD
Source data alignment : Word
#define DMA_PERIPH_TO_MEMORY
Peripheral to memory direction.
#define DMA_PRIORITY_LOW
Priority level : Low
#define DMA_REQUEST_I2S_S_RX
DMA I2S_S receive request
#define DMA_REQUEST_QSPI1_RX
DMA QSPI1 receive request
#define DMA_NORMAL
Normal Mode
#define DMA_REQUEST_I2S_M_RX
DMA I2S_M receive request
#define DMA_REQUEST_I2C0_RX
DMA I2C0 receive request
#define DMA_MEMORY_TO_PERIPH
Memory to peripheral direction.
#define DMA_DST_INCREMENT
Destination increment mode.
#define DMA_DDATAALIGN_HALFWORD
Destination data alignment : HalfWord.